Error corrector with a high use efficiency of a memory
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jun 19, 2012
Grant Date -
May 1, 2008
app pub date -
Oct 30, 2007
filing date -
Oct 31, 2006
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
An error corrector with a high use efficiency of a memory includes a memory, a bus device, an input buffer and an error correction module. The memory stores data. The bus device controls a memory access. The input buffer receives and temporarily stores a coded blockcode data, and writes the coded blockcode data in the memory through the bus device. The error correction module reads the coded blockcode data in the memory through the bus device and decodes it in rows and columns to thereby obtain decoded data and check bytes. The error correction module writes the decoded data in the memory through the bus device and discards the check bytes.
First Claim
Family
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully