Semiconductor package formed within an encapsulation

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8168475
APP PUB NO 20100203684A1
SERIAL NO

12760964

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Provided are a semiconductor package which is small in size but includes a large number of terminals disposed at intervals equal to or greater than a minimum pitch, and a method of fabricating the semiconductor package. The semiconductor package includes a semiconductor chip having a bottom surface on which a plurality of bumps are formed, redistribution layer patterns formed under the semiconductor chip and each including a first part electrically connected to at least one of the bumps and a second part electrically connected to the first part, an encapsulation layer surrounding at least a top surface of the semiconductor chip, and a patterned insulating layer formed below the redistribution layer patterns and exposing at least parts of the second parts of the redistribution layer patterns.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
FAIRCHILD KOREA SEMICONDUCTOR LTDGYEONGGI DO SOUTH KOREA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Choi, Seung-yong Seoul, KR 19 291
Park, Min-hyo Yongin-si, KR 4 38

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation