Method for reducing pin counts and microprocessor using the same
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Dec 20, 2011
Grant Date -
Nov 12, 2009
app pub date -
Mar 30, 2009
filing date -
May 7, 2008
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
The present invention relates to a microprocessor with reduced pin counts. The microprocessor transmits a higher bit address, a lower bit address and data via a common port so that a pin for transmitting the higher bit address is omitted. In an embodiment of the present invention, a new higher bit address latching signal is added in order to latch the higher bit address so that an original lower bit address latching signal and the higher bit address latching signal can respectively latch the lower bit address and the higher bit address.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully