Two bits per cell non-volatile memory architecture
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Dec 20, 2011
Grant Date -
Aug 19, 2010
app pub date -
Feb 13, 2009
filing date -
Feb 13, 2009
priority date (Note) -
Expired
status (Latency Note)
![]() |
A preliminary load of PAIR data current through [] has been loaded. Any more recent PAIR data will be loaded within twenty-four hours. |
PAIR data current through []
A preliminary load of cached data will be loaded soon.
Any more recent PAIR data will be loaded within twenty-four hours.
![]() |
Next PAIR Update Scheduled on [ ] |

Importance

US Family Size
|
Non-US Coverage
|
Patent Longevity
|
Forward Citations
|
Abstract
A memory circuit for holding a single binary value. A first bit cell holds one of a logical high value and a logical low value, and a second bit cell also holds one of a logical high value and a logical low value. Circuitry is provided for placing a logical high value in the first bit cell when the binary value in the memory circuit is to be a logical high value, and circuitry is provided for placing a logical high value in the second bit cell when the binary value in the memory circuit is to be a logical low value. In this manner, a logical high value exists within the memory circuit, whether the single binary value within the memory circuit is a logical high value or a logical low value. The difference between the two values of the binary value is which of the two bit cells holds the logical high value. Thus, this memory circuit can be sensed without the use of a sense amplifier.
First Claim
all claims..Other Claims data not available
Family

- 15 United States
- 10 France
- 8 Japan
- 7 China
- 5 Korea
- 2 Other
Patent Owner(s)
Patent Owner | Address | |
---|---|---|
MOSYS INC | 3301 OLCOTT ST SANTA CLARA CA 95054 |
International Classification(s)
Inventor(s)
Inventor Name | Address | # of filed Patents | Total Citations |
---|---|---|---|
Chen, Jawji | Fremont, US | 6 | 303 |
# of filed Patents : 6 Total Citations : 303 | |||
Chua, Chee T | Fremont, US | 2 | 27 |
# of filed Patents : 2 Total Citations : 27 | |||
Fung, Stephen | Cupertino, US | 35 | 107 |
# of filed Patents : 35 Total Citations : 107 | |||
Rao, Kameswara K | San Jose, US | 39 | 1126 |
# of filed Patents : 39 Total Citations : 1126 | |||
Rao, Vithal R | San Jose, US | 1 | 2 |
# of filed Patents : 1 Total Citations : 2 | |||
Ruetz, J Eric | Soquel, US | 11 | 246 |
# of filed Patents : 11 Total Citations : 246 | |||
Yu, Da-Guang | Fremont, US | 3 | 32 |
# of filed Patents : 3 Total Citations : 32 |
Cited Art Landscape
- No Cited Art to Display

Patent Citation Ranking
- 0 Citation Count
- G11C Class
- 0 % this patent is cited more than
- 14 Age
Forward Cite Landscape
- No Forward Cites to Display

Maintenance Fees
Fee | Large entity fee | small entity fee | micro entity fee | due date |
---|
Fee | Large entity fee | small entity fee | micro entity fee |
---|---|---|---|
Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |
Full Text

Legal Events
- No Legal Status data available.

Matter Detail

Renewals Detail
