Interposer for connecting plurality of chips and method for manufacturing the same

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7987588
APP PUB NO 20090064496A1
SERIAL NO

12273550

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The invention discloses an interposer used for connecting a plurality of chips. The interposer includes a connective substrate and at least a through via disposed in the connective substrate. The connective substrate has a first surface and a second surface. The through via acts as a connector, and is electrically connected to the first surface and the second surface. The first surface and the second surface are electrically connected to at least a first chip and a second chip respectively. In addition, the first chip and the second chip are electrically connected by the through via.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TESSERA ADVANCED TECHNOLOGIES INC3025 ORCHARD PARKWAY SAN JOSE CA 95134

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chen, Chia-Chun Kaohsiung County, TW 25 29
Huang, Kuan-Jui Kao-Hsiung Hsien, TW 14 60
Huang, Shih-Min Taipei, TW 20 58
Kuo, Hui-Chen Taoyuan County, TW 7 15
Li, Hsiu-Ming Taipei County, TW 3 9
Wang, Chang-Ping Taipei, TW 4 22

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation