Reed Solomon decoding of signals having variable input data rates

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7987412
APP PUB NO 20070300137A1
SERIAL NO

11755614

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method and apparatus to achieve a resource optimized, class of Reed Solomon decoders, featuring balanced pipelined stages and parallel algorithmic components. The Reed Solomon decoder has two pipeline stages, with one stage implementing syndrome computation and the second stage implementing error locator polynomial evaluation, error location and error correction. Since the second pipeline stage performs several tasks, these tasks can share resources with each other, resulting in a compact implementation. In addition, we present a technique that can be used to compute the level of parallelism required of two key algorithmic components (syndrome computation, error location) so that the RS decoder can handle inputs of variable rates, with minimal latency and resource consumption. We show that low latency, in itself, is an important consideration for Reed Solomon decoders, and can lead to reduced buffering, resulting in significant hardware savings.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ALPHION CORPORATION4 INDUSTRIAL WAY WEST EATONTOWN NJ 07724

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Das, Jayanta Morganville, US 40 325
Lakshminarayana, Ganesh Plainsboro, US 14 242

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation