Semiconductor memory

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7978555
APP PUB NO 20100008120A1
SERIAL NO

12560170

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Dummy memory cells are disposed on an outside of real memory cells positioned on a peripheral part of a matrix. First contacts coupling between two wiring layers laminated on a semiconductor substrate are disposed around each of the real and dummy memory cells, and are shared by an adjacent real or dummy memory cell. Number of the first contacts disposed in each of the dummy memory cells is set to be smaller than number of the first contacts disposed in each of the real memory cells. Accordingly, even when a well region is not formed normally due to a variation in manufacturing conditions, it is possible to prevent an abnormal power supply current from being flown into the dummy memory cells, and an occurrence of latch up can be prevented.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TRINITY SEMICONDUCTOR RESEARCH G K1-1 KAMIKODANAKA 4-CHOME NAKAHARA-KU KAWASAKI-SHI KANAGAWA 211-8588

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Shimosako, Koji Kawasaki, JP 2 21

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation