Method to increase charge retention of non-volatile memory manufactured in a single-gate logic process

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7919367
APP PUB NO 20080138950A1
SERIAL NO

12021229

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A non-volatile memory cell with increased charge retention is fabricated on the same substrate as logic devices using a single-gate conventional logic process. A silicide-blocking dielectric structure is formed over a floating gate of the NVM cell, thereby preventing silicide formation over the floating gate, while allowing silicide formation over the logic devices. Silicide spiking and bridging are prevented in the NVM cell, as silicide-blocking dielectric structure prevents silicide metal from coming in contact with the floating gate or adjacent sidewall spacers. The silicide-blocking dielectric layer may expose portions of the active regions of the NVM cell, away from the floating gate and adjacent sidewall spacers, thereby enabling silicide formation on these portions. Alternately, the silicide-blocking dielectric layer may cover the active regions of the NVM cell during silicide formation. In this case, silicide-blocking dielectric layer may be thinned or removed after silicide formation.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MOSYS INC755 NORTH MATHILDA AVENUE SUNNYVALE CA 94085

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Fang, Gang-feng Alameda, US 13 129
Leung, Wingyu Cupertino, US 104 5518
Sinitsky, Dennis Los Gatos, US 22 252

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation