Techniques for minimizing memory bandwidth used for motion compensation

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7864858
APP PUB NO 20060056514A1
SERIAL NO

11175109

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In a motion compensation engine, a number of blocks are provided for re-ordering motion vector (MV) reference positions prior to fetch. An MV Sort & Group block outputs MVs one at a time to a Decomposer block. The Decomposer block takes each MV and decomposes it into a series of DRAM read commands consisting of DRAM addresses. This rectangular region is divided into pixel words, which correspond to addressable DRAM words. The addresses are then sent to an Overlap Remover block, which comprises a bitmap corresponding to the DRAM addresses sent to it from the Decomposer block. Before a group is received, the bitmap is cleared by setting all coordinates to “0”. Each address received causes the Overlap Remover to set a bit to “1” in the bitmap which corresponds to a relative (x,y) coordinate within a small bounded rectangular region. Addresses received within a group, which are the same as previous addresses, are overlapping addresses and the corresponding bit will simply remain set to “1”.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MAGNUM SEMICONDUCTOR INC591 YOSEMITE DRIVE MILPITAS CA 95035

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bell, Dan San Jose, US 2 6
Rygh, Mark Union City, US 5 123
Simpson, Miles Belmont, US 3 10

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation