Method for managing operability of on-chip debug capability
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Dec 7, 2010
Issued Date -
N/A
app pub date -
May 22, 2006
filing date -
May 22, 2006
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A method for managing operability of an on-chip debug capability (24) in a product (26) configured to execute software (30) includes storing (74, 76) a debug public key (40) and an operational public key (44) in product memory (54). The software (30) with either a debug signature (82) or an operational signature (88) is saved (84) in the memory (56). When enablement indication is received, the debug signature (82) is validated (102) using the debug public key (40). The debug capability (24) is enabled upon validation of the signature (82) and the software (30) is allowed to execute. When disablement indication is received, the operational signature (88) is verified (112) using the operational public key (44). The on-chip debug capability (24) is disabled upon verification of the signature (88) and the software (30) is allowed to execute.
First Claim
Family
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully