Semiconductor integrated circuit with variable gain amplifier
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Oct 26, 2010
Issued Date -
N/A
app pub date -
Oct 16, 2008
filing date -
Oct 18, 2007
priority date (Note) -
In Force
status (Latency Note)
![]() |
A preliminary load of PAIR data current through [] has been loaded. Any more recent PAIR data will be loaded within twenty-four hours. |
PAIR data current through []
A preliminary load of cached data will be loaded soon.
Any more recent PAIR data will be loaded within twenty-four hours.
![]() |
Next PAIR Update Scheduled on [ ] |

Importance

US Family Size
|
Non-US Coverage
|
Patent Longevity
|
Forward Citations
|
Abstract
The variable gain amplifier includes a bias circuit (BC) 1, a matching circuit (MC) 2, a variable gain resistive feedback amplifier (FA) 3 and an output follower (EA) 4. The resistance values of the load resistance Rc and feedback resistance Rf are changed in cooperation. In a case of making the load resistance Rc a high resistance to set the low noise amplifier to a high gain, the feedback resistance Rf is also made a high resistance, the feedback time constant .tau.fb(c1).apprxeq.2.pi.RfCbe/(1+gmRc) of the closed loop of the resistive negative feedback amplifier 3 becomes substantially constant, and then the amplifier has a gain small in frequency dependency over a wide bandwidth. In a case of making the load resistance Rc a low resistance to set the low noise amplifier to a low gain, the feedback resistance Rf is also made a low resistance. The feedback resistance Rf with the low resistance increases the negative feedback quantity, and thus the amplifier is set to a low gain. Also, the load resistance Rc is made a low resistance, and the feedback time constant .tau.fb(c1) becomes substantially constant. The gain is not lowered further in a high frequency region.
First Claim
all claims..Other Claims data not available
Family

- 15 United States
- 10 France
- 8 Japan
- 7 China
- 5 Korea
- 2 Other
Patent Owner(s)
Patent Owner | Address | |
---|---|---|
RENESAS ELECTRONICS CORPORATION | TOKYO 135-0061 |
International Classification(s)
Inventor(s)
Inventor Name | Address | # of filed Patents | Total Citations |
---|---|---|---|
Masuda, Toru | Kokubunji, JP | 46 | 762 |
# of filed Patents : 46 Total Citations : 762 | |||
Shiramizu, Nobuhiro | Musashino, JP | 16 | 179 |
# of filed Patents : 16 Total Citations : 179 |
Cited Art Landscape
- No Cited Art to Display

Patent Citation Ranking
- 22 Citation Count
- H03F Class
- 79.74 % this patent is cited more than
- 15 Age
Forward Cite Landscape
- No Forward Cites to Display

Maintenance Fees
Fee | Large entity fee | small entity fee | micro entity fee | due date |
---|
Fee | Large entity fee | small entity fee | micro entity fee |
---|---|---|---|
Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |
Full Text

Legal Events
- No Legal Status data available.

Matter Detail

Renewals Detail
