Skew lots for IC oscillators and other analog circuits

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7784004
SERIAL NO

11111135

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Integrated circuits, key components in thousands of products, frequently include thousands and even millions of microscopic transistors and other electrical components. Because of difficulties and costs of fabricating these circuits, circuit designers sometimes ask fabricators to produce skew lots for testing and predicting manufacturing yield. However, conventional skew lots for CMOS circuits, which are based on increasing or decreasing transistor transconductance, are not very useful in testing certain types of analog circuits, such as oscillators. Accordingly, the present inventors developed a new type of skew lot, based on increasing or decreasing gate-to-source capacitance of transistors, or more generally a transistor characteristic other than transconductance. This new type of skew lot is particularly suitable for simulating, testing, and/or making yield predictions for oscillators and other CMOS analog circuits.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SHEPERD VENTURES II L P AS COLLATERAL AGENT12250 EL CAMINO REAL SUITE 116 SAN DIEGO CA 92130

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Brunn, Brian T Austin, US 30 443
Seemann, Brian K Lakeville, US 33 251

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation