Complementary MISFET formed in a linear body

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7755141
APP PUB NO 20070278527A1
SERIAL NO

10577526

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Integrated circuits such as semiconductor memories, image sensors, PLA's, and the like have been formed on rigid, planar substrates such as silicon substrates. This has resulted in shapes without flexibility and limited applicabilities. Further, since multiple circuit elements are continuously formed on a flat surface, it has been impossible to produce a non-defective semiconductor memory unless all the circuit elements are fabricated without defects, making it difficult to improve a yield. It is thus devised to weave or braid linear devices into a fabric shape to prepare a planar semiconductor memory, or to bundle up linear devices to prepare a linear semiconductor memory. The integrated circuit comprising the linear devices is flexible and light-weighted, and is thus usable in various applications. It becomes possible to prepare an integrated circuit by once fabricating linear devices and selecting only non-defective ones therefrom, thereby enabling an improved production yield of integrated circuits.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
IDEAL STAR INCSENDAI-SHI MIYAGI 989-3204

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kasama, Yasuhiko Miyagi, JP 59 641
Kudo, Noboru Miyagi, JP 10 77
Omote, Kenji Miyagi, JP 73 1271

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation