Characterizing circuit performance by separating device and interconnect impact on signal delay
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
May 25, 2010
Grant Date -
May 14, 2009
app pub date -
Jan 19, 2009
filing date -
Dec 18, 2003
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
An integrated circuit (IC) includes multiple embedded test circuits that all include a ring oscillator coupled to a test load. The test load either is a direct short in the ring oscillator or else is a interconnect load that is representative of one of the interconnect layers in the IC. A model equation is defined for each embedded test circuit, with each model equation specifying the output delay of its associated embedded test circuit as a function of Front End OF the Line (FEOL) and Back End Of the Line (BEOL) parameters. The model equations are then solved for the various FEOL and BEOL parameters as functions of the test circuit output delays. Finally, measured output delay values are substituted in to these parameter equations to generate actual values for the various FEOL and BEOL parameters, thereby allowing any areas of concern to be quickly and accurately identified.
First Claim
Other Claims data not available
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
- 4 Citation Count
- G01R Class
- 3.56 % this patent is cited more than
- 15 Age
