Method of fabricating semiconductor device employing selectivity poly deposition

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7696039
APP PUB NO 20070238277A1
SERIAL NO

11809734

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method for fabricating a semiconductor device employing a selectivity poly deposition is disclosed. The disclosed method comprises depositing selectivity poly on a gate poly and source/drain regions of the silicon substrate, and forming salicide regions on the gate and active regions from the deposited selectivity poly. Accordingly, the present invention employing selectivity poly deposition can reduce or minimize contact surface resistance and improve the electrical characteristics of the semiconductor device by reducing the surface resistance in a miniature semiconductor device. In addition, because the size of the gate electrode is getting small, the present invention can be used as an essential part of the future generations of nano-scale technology. Moreover, mass semiconductor production systems can promptly employ the present invention with existing equipment.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
DSS TECHNOLOGY MANAGEMENT INC1650 TYSON?S CORNER SUITE 1580 TYSON?S CORNER VA 22102

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Jung, Myung Jin Seoul, KR 55 237

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation