Delay apparatus, and delay locked loop circuit and semiconductor memory apparatus using the same
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Mar 30, 2010
Grant Date -
Aug 14, 2008
app pub date -
Jul 17, 2007
filing date -
Feb 12, 2007
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
A delay apparatus, and a delay locked loop circuit and a semiconductor memory apparatus using the same are provided. A delay locked loop circuit includes a register controlled delay part that delays a plurality of clocks input during an initial operation by delay amounts among initial delay amounts to be varied, which are set according to initial state setting signals, and increases or decreases the set delay amounts according to a phase detecting signal after the initial operation, a phase comparator that compares a phase of any one of the plurality of clocks and a phase of any one of the plurality of clocks delayed by the register controlled delay part and outputs the phase detecting signal, and an initial state setting unit that generates the initial state setting signals.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully