Electronically compensated LCD assembly
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Mar 2, 2010
Grant Date -
Apr 19, 2007
app pub date -
Oct 17, 2006
filing date -
Oct 18, 2005
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
The invention relates to a method of electronic contrast enhancement for an LCD panel for use in an imaging device. The method comprises the step of coupling the LCD panel with a trim retarder in a pre-determined azimuthal orientation for at least partially compensating the residual in-plane retardance, followed by the step of non-mechanical fine-tuning of a dark state of the LCD panel. In the preferred embodiment, the fine-tuning of the dark state of the LCD panel is realized by adjusting the dark-state magnitude of the LC voltage. The method can be used in batch, e.g. wafer-level manufacturing of integrated trim retarder/LCD panels assemblies that can be electronically tuned to provide high on/off contrast.
First Claim
Other Claims data not available
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
- 1 Citation Count
- G03B Class
- 8.71 % this patent is cited more than
- 15 Age
