Method for performing post-synthesis circuit optimization

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7665047
APP PUB NO 20070083832A1
SERIAL NO

11539671

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Two methods for post-synthesis circuit optimization are disclosed. In both methods, the underlying variability in process parameters is captured through a robust linear program. The robust linear program is then reformulated as a second order conic program that possesses special structural properties to allow for a computationally efficient solution by using interior point optimization methods. The first method treats gate delays as uncertain quantities and obtains the optimal sizes for gates in a circuit under a probabilistically specified circuit timing target. The second method optimizes total circuit power by using a combination of dual threshold voltage assignment and gate sizing. Both circuit power and timing are treated probabilistically.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTELLECTUAL VENTURES HOLDING 40 LLC7251 WEST LAKE MEAD BLVD SUITE 300 LAS VEGAS NV 89128

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Mani, Murari 3607 Greystone Dr., Apt. #727 1 4
Orshansky, Michael 2107 Wychwood Dr. 3 41

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation