Semiconductor device and manufacturing method thereof for reducing the area of the memory cell region

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7663193
APP PUB NO 20090026520A1
SERIAL NO

12237693

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

to be shifted toward the center of the memory cell region C.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ACACIA RESEARCH GROUP LLC767 3RD AVE 6TH FLOOR NEW YORK NY 10017

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Igarashi, Motoshige Tokyo, JP 40 433
Tsuboi, Nobuo Tokyo, JP 17 104

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation