Mitigation of current collapse in transient blocking units
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Nov 10, 2009
Grant Date -
Jun 12, 2008
app pub date -
Oct 22, 2007
filing date -
Oct 27, 2006
priority date (Note) -
Expired
status (Latency Note)
![]() |
A preliminary load of PAIR data current through [] has been loaded. Any more recent PAIR data will be loaded within twenty-four hours. |
PAIR data current through []
A preliminary load of cached data will be loaded soon.
Any more recent PAIR data will be loaded within twenty-four hours.
![]() |
Next PAIR Update Scheduled on [ ] |

Importance

US Family Size
|
Non-US Coverage
|
Patent Longevity
|
Forward Citations
|
Abstract
A transient blocking unit (TBU) includes at least two depletion mode transistors connected to each other such that they can rapidly switch from a normal low-impedance state to a high-impedance current blocking state in response to an over-voltage or over-current condition. This behavior makes TBUs useful for protecting electrical devices and circuit from harmful electrical transients. Some kinds of transistors can exhibit a phenomenon known as current collapse, where channel conductance is temporarily reduced after exposure to high voltage. Although current collapse is undesirable, transistors exhibiting current collapse can have otherwise favorable properties for TBU applications. According to the present invention, a TBU is provided where a diode is placed in parallel with a TBU transistor that can exhibit current collapse. The diode prevents high power dissipation in a current collapsed transistor, thereby reducing the vulnerability of the TBU to permanent damage or destruction in service.
First Claim
all claims..Other Claims data not available
Family

- 15 United States
- 10 France
- 8 Japan
- 7 China
- 5 Korea
- 2 Other
Patent Owner(s)
Patent Owner | Address | |
---|---|---|
BOURNS INC | 1200 COLUMBIA AVENUE RIVERSIDE CA 92507 |
International Classification(s)
Inventor(s)
Inventor Name | Address | # of filed Patents | Total Citations |
---|---|---|---|
Harris, Richard A | Karana Downs , AU | 19 | 350 |
# of filed Patents : 19 Total Citations : 350 |
Cited Art Landscape
- No Cited Art to Display

Patent Citation Ranking
- 5 Citation Count
- H02H Class
- 3.80 % this patent is cited more than
- 16 Age
Forward Cite Landscape
- No Forward Cites to Display

Maintenance Fees
Fee | Large entity fee | small entity fee | micro entity fee | due date |
---|
Fee | Large entity fee | small entity fee | micro entity fee |
---|---|---|---|
Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |
Full Text

Legal Events

Matter Detail

Renewals Detail
