Method and system for wafer lot order

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7610111
APP PUB NO 20080195241A1
SERIAL NO

11705636

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Methods and systems for wafer lot ordering using including estimation of allowable queue time based on utilization loss and rework percentage have been achieved. The method invented comprises steps of ranking lots, allocating equipment to the exit step of queue time, calculating and determining the optimal allowable queue time based on utilization loss and rework percentage, calculating the next available time for equipment, calculating earliest release time, and releasing lot/batch and pre-assign it to the equipment at exit step. The present invention can be applied to other manufacturing lines than semiconductor manufacturing.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TECH SEMICONDUCTOR SINGAPORE PTE LTD1 WOODLANDS INDUSTRIAL PARK D STREET 1 738799

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Jumahri, Nurulhuda Binte Singapore , SG 2 23
Lin, Cheng Singapore , SG 21 97

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation