Power reduction in microprocessor systems
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jun 9, 2009
Grant Date -
Feb 21, 2008
app pub date -
Oct 9, 2007
filing date -
Aug 10, 2001
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A method is provided for reducing the power consumption of a pipelined microprocessor system arranged to run a program stored in a memory. The method comprises duplicating at least one branch instruction so as to reduce the number of transitions on the bus between the microprocessor and the memory when the program is executed.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully