Memory cell and method for forming the same

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7518174
APP PUB NO 20080099816A1
SERIAL NO

11968536

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

dimensions and method for forming the same. The memory cell is formed on a surface of a substrate and includes an active region formed in the substrate, a semiconductor post formed on the surface of the substrate over the active region and a capacitor is formed on the semiconductor post. A vertical access transistor having a gate structure formed on the semiconductor post is configured to electrically couple the respective memory cell capacitor to the active region when accessed.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
NANYAHWA-YA TECHNOLOGY PARK NO 669 FUHSING 3 RD KUEISHAN TAOYUAN

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Brown, Kris K Garden City , US 41 1302

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation