Low voltage low capacitance flash memory array

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7505325
APP PUB NO 20080080247A1
SERIAL NO

11540319

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In a p-type flash memory array, separate programming and read bit lines are provided. The programming bit line is used only to program the floating gate transistors in the memory cells connected to that bit line. The read bit line is used only to read the state of a floating gate transistor in a selected memory cell connected to that bit line during the operation of the memory circuit. The resulting structure allows the use of low voltages during both programming and operation of the memory array. This makes possible the use of transistors in the memory array with feature sizes less than, for example, 0.18 microns. At the same time variable, unpredictable capacitances associated with each bit line in prior art p-type flash memory structures using comparable low programming voltages are eliminated when a particular memory cell attached to that bit line is being read out.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
CHINGIS TECHNOLOGY CORPORATION1350 RIDDER PARK DRIVE SAN JOSE CA 95131

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chang, Shang-De Fremont, US 6 142

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation