Apparatus and method for reducing leakage of unused buffers in an integrated circuit
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Dec 9, 2008
Issued Date -
N/A
app pub date -
Jul 19, 2005
filing date -
Jul 19, 2005
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A reduced-leakage interconnect circuit includes a buffer having an input and an output, at least one multiplexer transistor coupled between a multiplexer input node and the input of the buffer, and a fixed-state multiplexer transistor coupled between a fixed-state multiplexer input node and the input of the buffer, the fixed-state multiplexer input node having a potential of either less than zero volts or more than V.sub.CC present on it.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully