Semiconductor device, its manufacturing method, and radio communication device

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7453147
APP PUB NO 20060118970A1
SERIAL NO

11326341

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The variation of the parasitic inductance generated at the output terminal of a transistor in the final stage of a multistage amplifier unit is reduced. One side of the semiconductor chip that includes the final stage transistor is put in contact with the inner wall of a square recess formed in a wiring substrate. The semiconductor chip is positioned and fixed accurately at the bottom of the recess, whereby the drain wire of the transistor is fixed. Then, a chip edge at which the drain electrode is disposed on top of the chip is put in contact with the inner wall of the recess, which is closer to the drain bonding pad. A metallized layer is formed of the same size as that of the chip at the bottom of the recess and a fusion bonding material is supplied on the metallized layer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MURATA MANUFACTURING CO LTDNAGAOKAKYO-SHI

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hashizume, Masakazu Tateshina, JP 3 22
Ida, Tsutomu Komoro, JP 12 298
Kikuchi, Sakae Yachiho, JP 15 146
Kobayashi, Yoshihiko Tateshina, JP 50 462
Shiokawa, Yoshinori Komoro, JP 5 64

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation