D-optimized switching converter
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Sep 30, 2008
Grant Date -
Nov 22, 2007
app pub date -
May 18, 2006
filing date -
May 18, 2006
priority date (Note) -
In Force
status (Latency Note)
![]() |
A preliminary load of PAIR data current through [] has been loaded. Any more recent PAIR data will be loaded within twenty-four hours. |
PAIR data current through []
A preliminary load of cached data will be loaded soon.
Any more recent PAIR data will be loaded within twenty-four hours.
![]() |
Next PAIR Update Scheduled on [ ] |

Importance

US Family Size
|
Non-US Coverage
|
Patent Longevity
|
Forward Citations
|
Abstract
A switching converter produces an output signal transmitted to a variable load impedance to produce a load voltage V.sub.DD across the load impedance and holds V.sub.DD close to a set point voltage V.sub.SP selected by control data D.sub.REF1 to compensate for variations in the load impedance which tend to drive V.sub.DD away from V.sub.SP. The switching converter includes a pulse-width modulated power converter for producing the output signal of voltage V.sub.OUT in response to an input signal of voltage V.sub.IN, wherein a ratio V.sub.OUT/V.sub.IN is a function of a duty cycle D.sub.1 of a pulse-width modulated signal V.sub.PWM1. A pulse-width modulation circuit generates the V.sub.PWM signal of duty cycle D.sub.1 controlled by a control signal, and a feedback control circuit monitoring the load voltage V.sub.DD adjusts D.sub.1 to keep the load voltage as close as possible to V.sub.SP. A power source supplies the input signal of voltage V.sub.IN to the power converter. Second control data supplied to the power source separately selects the value of V.sub.IN for each possible set point voltage V.sub.SP such that that the pulse-width modulate signal's duty cycle D.sub.1 remains as close a possible to a value for which circuit performance is substantially optimal with respect to a selected combination of performance criteria.
First Claim
all claims..Other Claims data not available
Family

- 15 United States
- 10 France
- 8 Japan
- 7 China
- 5 Korea
- 2 Other
Patent Owner(s)
Patent Owner | Address | |
---|---|---|
DEUTSCHE BANK AG NEW YORK BRANCH AS COLLATERAL AGENT | 60 WALL STREET NEW YORK NY 10005 |
International Classification(s)
Inventor(s)
Inventor Name | Address | # of filed Patents | Total Citations |
---|---|---|---|
Devey, William | Beaverton, OR | 4 | 40 |
# of filed Patents : 4 Total Citations : 40 |
Cited Art Landscape
- No Cited Art to Display

Patent Citation Ranking
- 1 Citation Count
- H02M Class
- 3.24 % this patent is cited more than
- 17 Age
Forward Cite Landscape
- No Forward Cites to Display

Maintenance Fees
Fee | Large entity fee | small entity fee | micro entity fee | due date |
---|
Fee | Large entity fee | small entity fee | micro entity fee |
---|---|---|---|
Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |
Full Text

Legal Events
Date | Code | Event | Description |
---|---|---|---|
Apr 24, 2024 | AS | ASSIGNMENT | free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MYLAN LABORATORIES LIMITED;REEL/FRAME:068861/0150 Owner name: TIANISH LABORATORIES PRIVATE LIMITED, INDIA Effective Date: Apr 24, 2024 |
Jan 04, 2024 | MAFP | MAINTENANCE FEE PAYMENT | free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY year of fee payment: 8 |
Jan 06, 2020 | MAFP | MAINTENANCE FEE PAYMENT | free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY year of fee payment: 4 |
Jul 12, 2016 | I | Issuance | |
Jun 22, 2016 | STCF | INFORMATION ON STATUS: PATENT GRANT | free format text: PATENTED CASE |
Feb 02, 2012 | P | Published | |
Oct 29, 2010 | AS | ASSIGNMENT | free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GORANTLA, SARAT CHANDRA;REEL/FRAME:043889/0660 Owner name: MYLAN LABORATORIES LIMITED, INDIA Effective Date: May 04, 2016 free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:THORPUNURI, SWAPNA;REEL/FRAME:043889/0874 Owner name: MATRIX LABORATORIES LIMITED, INDIA Effective Date: Oct 05, 2009 free format text: CHANGE OF NAME;ASSIGNOR:MATRIX LABORATORIES LIMITED;REEL/FRAME:043890/0111 Owner name: MYLAN LABORATORIES LIMITED, INDIA Effective Date: Dec 29, 2011 free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HUSAIN, MOFAZZAL;REEL/FRAME:043890/0044 Owner name: MATRIX LABORATORIES LIMITED, INDIA Effective Date: Jul 22, 2010 free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:DATTA, DEBASHISH;REEL/FRAME:043890/0081 Owner name: MATRIX LABORATORIES LIMITED, INDIA Effective Date: Oct 29, 2010 |
Mar 30, 2010 | F | Filing | |
Apr 01, 2009 | PD | Priority Date |

Matter Detail

Renewals Detail
