Contextual memory interface for network processor

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7398356
APP PUB NO 20060020756A1
SERIAL NO

11181117

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A memory subsystem includes multiple different caches configured for different types of data transfer operations between one or more processing units and a main memory. The different caches can include a first general cache configured for general random memory accesses, a software controlled cache used for controlling cache operations for different processing devices accessing the same data, and a streaming cache configured for large packet data memory accesses. An arbiter may be used for arbitrating requests by the multiple different caches for accessing the main memory.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
GIGAFIN NETWORKS INC19050 PRUNERIDGE AVENUE SUITE 200 CUPERTINO CA 95014

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Jalali, Caveh Redwood City, CA 7 302
Rowett, Kevin Jerome Cupertino, CA 17 592
Sikdar, Somsubhra San Jose, CA 29 1056
Sweedler, Jonathan Los Gatos, CA 18 631
Tran, Hoai V Gilroy, CA 4 33

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation