Method for forming a storage cell capacitor compatible with high dielectric constant materials

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7393753
APP PUB NO 20070166915A1
SERIAL NO

11726143

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Described are integrated circuit electrodes and method for fabricating an electrode, which include, in an embodiment forming a silicon, first portion of the electrode in a lower region of a substrate opening. The method may further include forming a second portion of the electrode in the opening and overlying the first portion, the insulative layer encompassing a sidewall of the second portion. The method may further include forming a third portion of the electrode overlying the second portion and overlying at least a portion of the insulative layer, wherein the first portion and the second portion are different materials. In an embodiment, the second portion is a diffusion barrier layer and the third portion is an oxidation resistant layer. In an embodiment, the method includes encompassing a lower sidewall of the third portion with the insulative layer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
NANYAHWA-YA TECHNOLOGY PARK NO 669 FUHSING 3 RD KUEISHAN TAOYUAN

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Fazan, Pierre C Boise, ID 145 4328
Mathews, Viju K Boise, ID 40 729

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation