Seamless clock
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jun 10, 2008
Grant Date -
Jun 9, 2005
app pub date -
Feb 14, 2002
filing date -
Feb 14, 2002
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
System (10) comprising at least two units (1, 2) with clock functionality, the units being coupled to a common system clock line (SCLK), a common internal clock line (ICLK), and a logic bus (L-BUS), whereby one sole unit (1, 2) is being dedicated as a mater unit at a time. One source clock signal (CLK10, CLK20) of a unit is output on the internal clock line (ICLK) and all PLL devices of all units generates PLL output signals derived from the internal clock signal, the outputs of the PLL devices (CLKP1, CLKP2) being in phase with one another such that switchover from one PLL output signal to another is seamless.
First Claim
Family
International Classification(s)
- No Non-US Classification to display
Cited Art Landscape
Patent Citation Ranking
- No Patent Citation Ranking to display
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully