Method of manufacturing a cavity package

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7273767
APP PUB NO 20060148127A1
SERIAL NO

11123463

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of making a package for an integrated circuit die. In one embodiment the method comprises providing a semiconductor wafer having a plurality of integrated circuit die formed thereon, each integrated circuit die having a first surface and a second surface opposite the first surface and a plurality of bonding pads formed on the first surface, prior to dicing the semiconductor wafer, selectively applying a curable material over a portion of the first surface of an integrated circuit die formed on the wafer without covering the plurality of bonding pads, curing the curable material and dicing the semiconductor wafer to separate the integrated circuit die from other integrated circuit die formed upon the wafer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
CARSEM (M) SDN BHDS - SITE LOT 52986 TAMAN MERU INDUSTRIAL ESTATE JELAPANG P O BOX 380 IPOH PERAK DARUL RIDZUAN 30020

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Khor, Lily Kedah, MY 11 521
Liew, Boon Pek Perak, MY 2 23
Ong, King Hoo Penang, MY 5 40
Thong, Kai Choh Perak, MY 1 22

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation