Wafer-level testing of optical and optoelectronic chips

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7262852
SERIAL NO

11273753

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

This application describes, among others, wafer designs, testing systems and techniques for wafer-level optical testing by coupling probe light from top of the wafer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
CISCO TECHNOLOGY INC170 WEST TASMAN DRIVE SAN JOSE CA 95134

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Gunn, III Lawrence C Encinitas, CA 55 1529
Malendevich, Roman Oceanside, CA 9 194
Pinguet, Thierry J Cardiff-By-The-Sea, CA 47 1317
Rattier, Maxime Jean Paris, FR 30 564
Sussman, Myles San Mateo, CA 12 255
Witzens, Jeremy Pasadena, CA 36 1045

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation