Method for automated design of integrated circuits with targeted quality objectives using dynamically generated building blocks

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7225423
APP PUB NO 20020069396A1
SERIAL NO

09896059

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A system and method for designing ICs, including the steps of: analyzing and optimizing a target IC design based on design-specific objectives; partitioning the optimized target IC design into pre-defined standard-cells from one or more libraries and creating design-specific cells specifically having unique functionality and characteristics not found amongst the standard-cells; identifying and determining a minimal subset of the standard-cells and design-specific cells, the interconnection of which represents the target IC design; generating the necessary views, including layout and characterizing of the design-specific cells included in a unique, minimal subset, wherein the IC design is subject to objectives and constraints of the target IC.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
OPEN-SILICON INC490 N MCCARTHY BOULEVARD SUITE 220 MILPITAS CA 95035

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bhattacharya, Debashis Plano, TX 16 540
Boppana, Vamsi Santa Clara, CA 8 637
Roy, Jayanta San Jose, CA 6 298
Roy, Rabindra Hillsboro, OR 3 259

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation