Planar view TEM sample preparation from circuit layer structures

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7208965
APP PUB NO 20060139049A1
SERIAL NO

11022325

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of preparing a planar view TEM sample of a planar portion of a circuit layer structure formed on a substrate. The method includes polishing the substrate circuit layer structure until a cross-sectional polishing face has substantially reached a first side face of the planar portion of the circuit layer structure; forming a trench structure in the cross-sectional polishing face. The trench structure extends into the cross-sectional polishing face substantially in the direction parallel to the substrate such that top and bottom faces of the planar portion of the circuit layer structure are exposed, wherein the planar portion of the circuit layer structure extends substantially parallel to the substrate from the first side face. The method further includes performing a cut around the first side face to free the planar portion of the circuit layer structure.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SYSTEMS ON SILICON MANUFACTURING CO PTE LTD70 PASIR RIS INDUSTRIAL DRIVE 1 SINGAPORE 519527

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Oh, Siew Khim Singapore, SG 1 4
Zhang, Wen Yi Singapore, SG 2 10

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation