Integrated circuit on corrugated substrate
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Mar 13, 2007
Grant Date -
Jan 4, 2007
app pub date -
Jul 1, 2005
filing date -
Jul 1, 2005
priority date (Note) -
In Force
status (Latency Note)
![]() |
A preliminary load of PAIR data current through [] has been loaded. Any more recent PAIR data will be loaded within twenty-four hours. |
PAIR data current through []
A preliminary load of cached data will be loaded soon.
Any more recent PAIR data will be loaded within twenty-four hours.
![]() |
Next PAIR Update Scheduled on [ ] |

Importance

US Family Size
|
Non-US Coverage
|
Patent Longevity
|
Forward Citations
|
Abstract
By forming MOSFETs on a substrate having pre-existing ridges of semiconductor material (i.e., a 'corrugated substrate'), the resolution limitations associated with conventional semiconductor manufacturing processes can be overcome, and high-performance, low-power transistors can be reliably and repeatably produced. Forming a corrugated substrate prior to actual device formation allows the ridges on the corrugated substrate to be created using high precision techniques that are not ordinarily suitable for device production. MOSFETs that subsequently incorporate the high-precision ridges into their channel regions will typically exhibit much more precise and less variable performance than similar MOSFETs formed using optical lithography-based techniques that cannot provide the same degree of patterning accuracy. Additional performance enhancement techniques such as pulse-shaped doping and 'wrapped' gates can be used in conjunction with the segmented channel regions to further enhance device performance.
First Claim
all claims..Other Claims data not available
Family

- 15 United States
- 10 France
- 8 Japan
- 7 China
- 5 Korea
- 2 Other
Patent Owner(s)
Patent Owner | Address | |
---|---|---|
SYNOPSYS INC | 675 ALMANOR AVENUE SUNNYVALE CA 94085 |
International Classification(s)
Inventor(s)
Inventor Name | Address | # of filed Patents | Total Citations |
---|---|---|---|
King, Tsu-Jae | Fremont, CA | 78 | 4150 |
# of filed Patents : 78 Total Citations : 4150 | |||
Moroz, Victor | Saratoga, CA | 168 | 4409 |
# of filed Patents : 168 Total Citations : 4409 |
Cited Art Landscape
- No Cited Art to Display

Patent Citation Ranking
- 307 Citation Count
- H01L Class
- 96.74 % this patent is cited more than
- 18 Age
Forward Cite Landscape
- No Forward Cites to Display

Maintenance Fees
Fee | Large entity fee | small entity fee | micro entity fee | due date |
---|
Fee | Large entity fee | small entity fee | micro entity fee |
---|---|---|---|
Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |
Full Text

Legal Events
Date | Code | Event | Description |
---|---|---|---|
Jan 30, 2024 | MAFP | MAINTENANCE FEE PAYMENT | free format text: PAYMENT OF MAINTENANCE FEE, 8TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2552); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY year of fee payment: 8 |
Aug 19, 2019 | MAFP | MAINTENANCE FEE PAYMENT | free format text: PAYMENT OF MAINTENANCE FEE, 4TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2551); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY year of fee payment: 4 |
Aug 16, 2016 | I | Issuance | |
Jul 27, 2016 | STCF | INFORMATION ON STATUS: PATENT GRANT | free format text: PATENTED CASE |
Aug 06, 2015 | F | Filing | |
Aug 05, 2015 | AS | ASSIGNMENT | free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHANG, ELDWIN;REEL/FRAME:036273/0568 Owner name: POE LANG ENTERPRISE CO., LTD., TAIWAN Effective Date: Aug 05, 2015 |

Matter Detail

Renewals Detail
