Method and device for circuit verification

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7174522
APP PUB NO 20050044516A1
SERIAL NO

10901558

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

When designing digital circuits, the specification of the circuit is used to formulate properties and to check the applicability thereof using a model of the circuit. A verifier is employed and uses the model to determine whether a property is applicable by seeking a counterexample to which the property does not apply. Any counterexample appearing is evaluated to determine whether it is caused by a defective model or whether it should have been avoided by reformulating the property within the scope of the specification. Which exact part of the property led to the counterexample is determined when one appears. If a plurality of times is possible for a part of the property, the instant(s) at which specific events in the parts of the property lead to the counterexample is determined. A developer can evaluate the counterexample much more quickly using this information, so the development process can be accelerated.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SIEMENS ELECTRONIC DESIGN AUTOMATION GMBH80634 MÜNCHEN

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Busch, Holger Brunnthal-Otterloh, DE 10 52

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation