DDR clocking
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jan 30, 2007
Grant Date -
Aug 19, 2004
app pub date -
Aug 15, 2003
filing date -
Feb 18, 2003
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A sampling device includes a first delay circuit and a second delay circuit in a parallel configuration, where the first delay circuit and the second delay circuit are responsive to a clock signal. A data sampling circuit may use an output of the first delay circuit and an output of the second delay circuit to sample a data signal synchronized with the clock signal. The data signal and the clock signal may be synchronized according to a double data rate (DDR) protocol.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully