Bump for semiconductor package, semiconductor package applying the bump, and method for fabricating the semiconductor package

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7170170
APP PUB NO 20050224991A1
SERIAL NO

10976427

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention discloses a bump for a semiconductor package, a semiconductor package applying the bump, and a method for fabricating the semiconductor package. As a second bump unit contacting an electrode terminal of a PCB has a smaller width than a first bump unit contacting an electrode pad of a semiconductor chip through a metal adhering layer, even if a pitch between the electrode pads of the semiconductor chip does not correspond to the pitch between the electrode terminals of the PCB, contact reliability is improved by the bump. In addition, the bump does not contact lines adjacent to the electrode terminal of the PCB, thereby preventing a mis-operation of the semiconductor package. Accordingly, the pitch between the electrode pads of the semiconductor chip and the pitch between the bumps can be minimized.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
NEPES CO LTD105 GEUMIL-RO 965BEON-GIL SAMSEONG-MYEON EUMSEONG-GUN 27651

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Yeo, Yong-Woon Daejeon, KR 1 7

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation