Test method and architecture for circuits having inputs

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7159161
SERIAL NO

10441691

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A test method for a plurality of circuits respectively having inputs for greatly reducing the required test time and the control circuit complexity is provided. The method includes steps of providing a set of test patterns for detecting a characteristic of the circuits, providing a common data line, and electrically connecting the circuit inputs to the common data line so that the test pattern can be broadcasted to the circuits through the common data line. The present invention also provides an architecture for implementing such method.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
NATIONAL SCIENCE COUNCIL18TH/F1 NO 106 SEC 2 HOPING E ROAD TAIPEI R O X

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chen, Jih-Jeen Tainan, TW 1 4
Huang, Cheng-Hua Tainan, TW 3 5
Lee, Kuen-Jong Tainan, TW 12 73

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation