Non-volatile semiconductor memory and method of making same, and semiconductor device and method of making device

Number of patents in Portfolio can not be more than 2000

United States of America

PATENT NO 7118964
SERIAL NO

10851350

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor device, which ensures device reliability especially in fine regions and enables great capacitance and high-speed operations, has memory cells including, in a first region of a main surface of a semiconductor substrate, a gate insulating film, a floating gate electrode, an interlayer insulating film, a control gate electrode, and source and drain regions of the second conduction type arranged in a matrix, with a shallow isolation structure for isolating the memory cells. When using a shallow structure buried with an insulating film for element isolation, the isolation withstand voltage in fine regions can be prevented from lowering and the variation in threshold level of selective transistor can be reduced. When the memory cells in a memory mat are divided by means of selective transistors, the disturb resistance of the memory cells can be improved.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • RENESAS TECHNOLOGY CORP.;RENESAS TECHNOLOGY CORP. (TOKYO, JP)

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Adachi, Tetsuo Ome, JP 50 728
Kato, Masataka Koganei, JP 175 1950
Kobayashi, Takashi Tokorozawa, JP 692 7856
Matsuzaki, Nozomu Kokubunji, JP 78 1592
Mine, Toshiyuki Fussa, JP 103 2063
Nishimoto, Toshiakl Higashimurayama, JP 4 96
Sudou, Yoshimi Akiruno, JP 12 160

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation