Memory unit having programmable device ID
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Sep 13, 2005
Grant Date -
Jun 23, 2005
app pub date -
Dec 22, 2003
filing date -
Dec 22, 2003
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
An integrated circuit memory device has a memory array and a non-volatile register for storing a stored signal. A bus is connected to the device for supplying an externally supplied signal to the device. A comparator compares the stored signal and the externally supplied signal and provides access to the memory array in response to the comparison.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully