Logic circuit having a functionally redundant transistor network

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6938223
APP PUB NO 20020162078A1
SERIAL NO

10076809

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method and system for constructing, designing, and using a family of logic circuits based on methods of interconnecting transistors (or more generally, switches). The method includes the selective use of functionally redundant transistors to achieve target objectives, such as speed of operation, power dissipation, control over switching capacitances, noise characteristics and signal integrity. In accordance with the present invention, multiple topologies may be incorporated into the implementation of a single dynamic transistor topology. The logic circuit family provides flexibility by implementing different topologies for the various functionally redundant sub-networks of transistors. The method is applicable to any network of transistors whose characteristics depend, at least in part, on its implementation topology.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ZENASIS (ASSIGNMENT FOR THE BENEFIT OF CREDITORS) LLC9255 TOWNE CENTRE DRIVE SAN DIEGO CA 92121-3031

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bhattacharya, Debashis Plano, TX 16 540
Boppana, Vamsi Santa Clara, CA 8 637

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation