Vertical semiconductor devices

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6887761
SERIAL NO

10708647

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method and structure for increasing the threshold voltage of vertical semiconductor devices. The method comprises creating a deep trench in a substrate whose semiconductor material has an orientation plane perpendicular to the surface of the substrate. Then, vertical transistors are formed around and along the depth of the deep trench. Next, two shallow trench isolation are formed such that they sandwich the deep trench in an active region and the two shallow trench isolation regions abut the active region via planes perpendicular to the orientation plane. Then, the channel regions of the vertical transistors are exposed to the atmosphere in the deep trench and then chemically etched to planes parallel to the orientation plane. Then, a gate dielectric layer is formed on the wall of the deep trench. Finally, the deep trench is filled with poly-silicon to form the gate for the vertical transistors.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTERNATIONAL BUSINESS MACHINES CORPORATIONNEW ORCHARD ROAD ARMONK NY 10504

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Akatsu, Hiroyuki Yorktown Heights, NY 52 852
Dyer, Thomas W Pleasant Valley, NY 106 2537
Ramachandran, Ravikumar Pleasantville, NY 134 2382
Settlemyer, Jr Kenneth T Poughquag, NY 16 396

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation