Highly-integrated flash memory and mask ROM array architecture
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jan 4, 2005
Grant Date -
N/A
app pub date -
Jan 29, 2003
filing date -
Feb 7, 2002
priority date (Note) -
Expired
status (Latency Note)
Importance
Abstract
A memory device is achieved. The memory device comprises an array of Flash cells and mask ROM cells in a common substrate. Each Flash cell comprises a floating gate, a control gate, a source, a drain, and a channel. Each mask ROM cell comprises a gate, a source, a drain, and a channel. Each source of the mask ROM cells is shared with one Flash cell source. Each electrode of each mask ROM cell gate is coupled to at least one Flash cell control gate. The mask ROM cell gate electrodes comprise a common layer with electrodes of the Flash cell control gates. The mask ROM cells lie in spaces between the Flash cells in the array.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully