Semiconductor structures employing strained material layers with defined impurity gradients and methods for fabricating same

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6831292
SERIAL NO

10251424

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Semiconductor structures and devices including strained material layers having impurity-free zones, and methods for fabricating same. Certain regions of the strained material layers are kept free of impurities that can interdiffuse from adjacent portions of the semiconductor. When impurities are present in certain regions of the strained material layers, there is degradation in device performance. By employing semiconductor structures and devices (e.g., field effect transistors or 'FETs') that have the features described, or are fabricated in accordance with the steps described, device operation is enhanced.

First Claim

See full text

Other Claims data not available

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD8 LI-HSIN RD 6 HSINCHU SCIENCE PARK HSINCHU 300-78

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Currie, Matthew Windham, NH 27 1113
Fitzgerald, Eugene Windham, NH 11 474
Hammond, Richard Cambridge, MA 95 3215
Lochtefeld, Anthony Somerville, MA 26 788

Cited Art Landscape

Load Citation

Patent Citation Ranking

  • 280 Citation Count
  • H01L Class
  • 97.63 % this patent is cited more than
  • 21 Age
Citation count rangeNumber of patents cited in rangeNumber of patents cited in various citation count ranges43114369735018712260482631176601 - 1011 - 2021 - 3031 - 4041 - 5051 - 6061 - 7071 - 8081 - 9091 - 100100 +050100150200250300350400450500550600650700750800850900950100010501100115012001250

Forward Cite Landscape

Load Citation