Method and apparatus to compliantly interconnect commercial-off-the-shelf chip scale packages and printed wiring boards

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6830177
APP PUB NO 20030049952A1
SERIAL NO

10238118

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention comprises cost-effectively manufactured, electrically conductive and mechanically compliant micro-leads and a method of utilizing these compliant micro-leads to interconnect area grid array chip scale packages ('CSPs') to printed wiring boards ('PWBs'). The preferred method includes orienting a plurality of conductive compliant micro-leads, secured to one another in parallel with tie bars and tooling, to align with a corresponding pattern of conductive pads located along the surface of an area grid array CSP. The compliant micro-leads are electrically connected and mechanically secured to the corresponding connecting surfaces of the area grid array CSP. Next, the securing tie bars and the tooling are removed. The opposite ends of the conductive compliant micro-leads are then oriented to align with a corresponding pattern of conductive surface pads on a PWB. The opposite end of each compliant micro-lead is then electrically connected and mechanically secured to its corresponding connecting pad located on the surface of the PWB, thereby establishing a compliant electrical connection between the area grid array CSP and the PWB. An alternative embodiment of the present invention utilizes an area grid array interposer with compliant micro-leads to provide additional compliancy.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
GENERAL DYNAMICS INFORMATION SYSTEMS INC3190 FAIRVIEW PARK DRIVE FALLS CHURCH VA 22042

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Pai, Deepak K Burnsville, MN 31 452

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation