Epitaxial wafer

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6818197
SERIAL NO

10390941

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A wafer of the invention is a silicon wafer of 0.02 .OMEGA.cm or less in resistivity for deposition of an epitaxial layer, and the number of crystal originated particles (COP) and the number of interstitial-type large dislocation loops (L/D) are respectively 0 to 10 per wafer. A wafer of the invention is an epitaxial wafer having an epitaxial layer being 0.1 .OMEGA.cm or more in resistivity and 0.5 to 5 .mu.m in thickness formed on this wafer by means of a CVD method. A wafer of the invention is OSF-free and hardly makes traces of COP and L/D appear on the surface of an epitaxial layer when the epitaxial layer is formed. By heat treatment in a semiconductor device manufacturing process after the epitaxial layer is formed, BMDs occur uniformly and highly in density in the wafer and a uniform IG effect can be obtained in the wafer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MITSUBISHI MATERIALS SILICON CORPORATION5-1 OTEMACHI 2-CHOME CHIYODA-KU TOKYO

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ikezawa, Kazuhiro Tokyo, JP 6 168
Karashima, Tamiya Tokyo, JP 2 11
Nakajima, Ken Tokyo, JP 78 1210
Shiraki, Hiroyuki Tokyo, JP 23 150

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation