Method for fabricating BICMOS semiconductor devices

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6815305
APP PUB NO 20040058503A1
SERIAL NO

10318158

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method for fabricating a semiconductor device is described in which isolation layers and a collector of a BJT are simultaneously formed by an epitaxtial growth process during a process of fabricating a BiCMOS. The method for fabricating a semiconductor device of the present invention includes processes of forming a first mask layer on a semiconductor substrate, etching a predetermined portion of the semiconductor substrate with predetermined depth using the first mask layer, forming a first isolation layer on a side face of the etched semiconductor substrate, forming a first epitaxial layer doped with a plurality of layers by epitaxial growth of the exposed portion of the semiconductor substrate, forming a second mask layer on the first epitaxial layer, and forming a second epitaxial layer by epitaxial growth of a portion of the first epitaxial layer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MIND FUSION LLC9407 NE VANCOUVER MALL DRIVE SUITE 104 #1253 VANCOUVER WA 98662-6191

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Cha, Jae Han Chungchongbuk-do, KR 7 24

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation