Test pattern generation circuit and method for use with self-diagnostic circuit

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6802034
APP PUB NO 20030018938A1
SERIAL NO

10059118

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A test pattern generation circuit for use with a self-diagnostic circuit which produces a test pattern through use of a microinstruction code, which includes a memory device RAM/ROM which temporarily stores the microinstruction code and outputs two different instruction codes within one clock cycle; a selector SEL which receives output from the memory device and selectively delays the two instruction codes, thereby outputting one code; and a pattern generation circuit PG which produces a test pattern corresponding to output from the selector.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
RENESAS ELECTRONICS CORPORATION2-24 TOYOSU 3-CHOME KOTO-KU TOKYO 135-0061

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Matsuo, Yukikazu Hyogo, JP 7 13
Nagura, Yoshihiro Tokyo, JP 8 60

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation