ESD protection system for high frequency applications

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6801416
APP PUB NO 20030039084A1
SERIAL NO

09938040

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Electrostatic discharge (ESD) protection for circuits which utilize multiple power supply rails, both positive (Vdd) and negative (Vss). Vdd busses remain completely isolated, while Vss busses are joined by pairs of complementary polarity diodes (made typically with P+/N-well diodes in an N/P-substrate process) thus keeping Vss busses isolated from each other. The I/O diodes of high frequency I/O pads are arranged in a square layout to achieve the best current/capacitance ratio. Each pair of power rails is provided with its own power shunt circuit, placing each shunt in physical proximity to the I/O pad it must protect. Shunts are designed to clamp at a very low voltage during an ESD event using mostly PMOS transistors. The protection circuit is laid out such that the worst case ESD event will flow at most between two I/O pads and one power shunt.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INSTITUTE OF MICROELECTRONICSSINGAPORE 117685

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hatzilambrou, Mark La Canada, CA 2 100
Leung, Chester Northfield, GB 2 100
Liang, Lien Wee Singapore, SG 1 27
Radhakrishnan, M K Singapore, SG 1 20
Rustagi, Subhash C Singapore, SG 1 27
Walia, Rajan Singapore, SG 3 51

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation